

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/738,407	12/16/2003	Muthu Venkatachalam	Intel-008PUS	8314
	7590 10/18/2007 & Mofford, LLP		EXAM	INER
c/o PortfolioIP			SOL, ANT	HONY M
P.O. Box 52050 Minneapolis, M	-		ART UNIT	PAPER NUMBER
• •		·	2619	
			<u> </u>	
		•	MAIL DATE	DELIVERY MODE
			10/18/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)		
Office Action Comme	10/738,407	VENKATACHALAM ET	VENKATACHALAM ET AL.	
Office Action Summary	Examiner	Art Unit		
	Anthony Sol	2619		
The MAILING DATE of this communicate eriod for Reply	on appears on the cover sheet wi	th the correspondence address		
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAIL  - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communical of NO period for reply is specified above, the maximum statutor Failure to reply within the set or extended period for reply will, any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ING DATE OF THIS COMMUNIC CFR 1.136(a). In no event, however, may a relation.  y period will apply and will expire SIX (6) MON' by statute, cause the application to become AB	CATION.  pply be timely filed  THS from the mailing date of this communic  ANDONED (35 U.S.C. & 133)		
atus	·			
1) Responsive to communication(s) filed or	n 02 August 2007			
<u> </u>	This action is non-final.			
3) Since this application is in condition for a		ers, prosecution as to the meri	ls ic	
closed in accordance with the practice u			13	
sposition of Claims		,		
4)⊠ Claim(s) <u>1 and 3-45</u> is/are pending in the	a application			
4a) Of the above claim(s) is/are w	• •		٠.	
5) Claim(s) is/are allowed.	indiawn nom consideration.			
6)⊠ Claim(s) <u>1 and 3-45</u> is/are rejected.	. '}	ý k		
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction	and/or election requirement.			
•				
oplication Papers				
9) The specification is objected to by the Ex	•	·		
10)⊠ The drawing(s) filed on <u>02 August 2007</u> i		•		
Applicant may not request that any objection				
Replacement drawing sheet(s) including the				
11) The oath or declaration is objected to by	the Examiner. Note the attached	Office Action or form PTO-15	2.	
iority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for f	oreign priority under 35 U.S.C. §	119(a)-(d) or (f).		
a) ☐ All b) ☐ Some * c) ☐ None of:				
<ol> <li>Certified copies of the priority doc</li> </ol>	uments have been received.			
2. Certified copies of the priority doc	•			
3. Copies of the certified copies of the	e priority documents have been	received in this National Stage	:	
	Bureau (PCT Rule 17.2(a)).			
application from the International				
application from the International * See the attached detailed Office action fo		received.		
		received.	:	

ρ	١t	ta	Ç	n	Π	ıe	n	T(	S	)

1)	Notice	of Re	ferences	Cited	(PT	O-892)	,

Notice of Draftsperson's Patent Drawing Review (PTO-948)
 Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date \_\_\_\_\_\_

4) Interview Summary (PTO-	413
Paper No(s)/Mail Date	

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

# **DETAILED ACTION**

- Applicant's Amendment filed 8/2/2007 is acknowledged.
- Claims 1, 3-34, 38, and 42-45 have been amended.
- Claim 2 has been canceled.
- Claims 1 and 3-45 are pending.

### Claim Objections

1. Claims 9, 43, and 45 are objected to because of the following informalities:

Claim 9, line 1, recites "The processor of claim 2". However, claim 2 has been canceled.

Claims 43 and 45, line 1, recite "The computer-readable". It is believed the Applicant meant to state -- The computer-readable medium --.

Appropriate corrections are required.

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2619

1. Claims 1, 3-16, 19-32, and 34-45 are rejected under 35 U.S.C. 102(e) as being anticipated by Pub. No. US 2004/0213255 A1 ("Brinkerhoff").

Regarding claims 1,

Brinkerhoff shows in fig. 7 a first multi-threaded processor engine 74 configured for connection to a serial link HSSI (para. 91, line 11)

Brinkerhoff further shows in fig. 7, second multi-threaded processor engine 62A that includes multiple processors 63, coupled to the first multi-threaded processor engine by an interface 68, to process data received by the first multi-threaded processor over the serial link and to provide the processed data to the first multi-threaded processor engine for transmission over the serial link (para.89-91).

Brinkerhoff discloses one or more communication data structures usable by the first and second multi-threaded processor engines to control interaction therebetween (para. 53, According to a specific embodiment, when a given line card is electrically coupled to the system 60 of FIG. 7, the respective line rates of the ports residing on that line card may be stored in line card memory 72.

This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The cell interval values may then be stored locally in memory such as, for example, in CPU memory 61 or in system memory 65. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that

client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port ),

Brinkerhoff further discloses wherein at least one of the one or more communication data structures is usable by the first and second multi-threaded processor engines to control the rate at which the processed data is provided to the first multi-threaded processor engine by the second multi-threaded engine (para. 104, a scheduler 806, which may be configured to shape the output from system 800 by controlling the rate at which data leaves an output port; para. 126, Scheduler 806 uses information from processor 816 which provides specific scheduling instructions and other information to be used by the scheduler for generating one or more output data streams; para. 127, Scheduler 806 may also be configured to synchronize output data from switching logic 810 to the various output ports, for example, to prevent overbooking of output ports).

Regarding claim 3,

Brinkerhoff discloses a Frame Relay interface (para. 93).

Regarding claim 4,

Brinkerhoff discloses HDLC data (para. 118).

Regarding claims 5 and 6,

Brinkerhoff discloses ATM data (para. 118).

Regarding claim 7,

Brinkerhoff discloses interworking logic 802 that convert frames to ATM cells and vice versa (claimed Inverse Multiplexing for ATM)(para. 121).

Regarding claim 8,

Brinkerhoff discloses HDLC frames and ATM cells (paras. 118, 121).

Regarding claim 9,

Brinkerhoff shows in fig. 7, a TDM 67B where several data streams of lower data rate is combined into one data stream of a higher data rate.

Regarding claims 10, 12, 25, 30, 37, and 41,

Brinkerhoff discloses memory arbiter configured to handle the timing and execution of data access operations requested by various system components (para. 127).

Regarding clam 11,

Art Unit: 2619

Brinkerhoff discloses storing channel number and port number identifiers (para. 119).

Regarding claims 13, 14, and 16,

Brinkerhoff discloses a scheduler 806 that may be configured to synchronize output data from switching logic 810 to various output ports, for example to prevent overbooking of output ports and also manage memory 808 access requests from various system components in fig. 7 and 8 (para. 127).

Regarding claim 15,

Brinkerhoff discloses that the respective line rates of the ports residing on that line card may be stored in line card memory 72. This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The **cell interval values** may then be stored locally in memory such as, for example, in CPU **memory 61 or in system memory 65**. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are

dynamically calculated so that a client flow may be equal to the cell interval rate for the

associated port and transmitted over line 309).

Regarding claims 17 and 18,

Brinkerhoff discloses a Table 650 of fig. 6A containing cell interval value which represents how often a data packet from a particular flow is to be transmitted over line 309 (para. 50). Brinkerhoff further discloses that cell interval values may be stored in CPU memory 61 of second multi-threaded processor engine 62A or in system memory 65 (para. 53). Brinkerhoff still further discloses **retrieving** cell interval values N<sub>I</sub> (claimed polling) and parameter T, which may be represented as an integer which keeps track of the total number of ATM cells which have been transmitted over line 309 since the start of the Preemptive Bandwidth Procedure (para. 59) and **comparing** the values of N1, N2, and N3 with value T in order to determine whether each of these values exceeds the value of T.

Regarding claim 19,

Brinkerhoff shows in fig. 2, FIFO buffers 202A and 202B and transceiver buffer 212. Brinkerhoff discloses ports configured to handle ATM cells (para.118).

Regarding claim 20,

Brinkerhoff discloses that system 800 operates in various formats including Frame Relay and ATM (para. 118).

Art Unit: 2619

Regarding claims 21, 22, and 23,

Brinkerhoff discloses that as data is received at serial ports, it is initially processed by protocol conversion and parsing logic 804 and is determined where bytes and frames/cells start and end. Brinkerhoff further discloses that data from memory 808 is then classified as either ATM or Frame Relay (paras. 119, 120).

Regarding claims 24, 31, 32, 36, and 40,

Brinkerhoff discloses that line cards 70 performs functions such as encryption and other functions (claimed co-processor)(para. 97).

Regarding claim 26,

Brinkerhoff discloses that the serial link can be T1, E1, Ethernet or Frame Relay (para. 93).

Regarding claims 27 and 44,

Brinkerhoff shows in fig. 7, a first multi-threaded processor engine 74,

Brinkerhoff further shows in fig. 7, a second multi-threaded processor engine 62A that includes multiple processors 63 operable to process data received from a network via a network interface 68.

Brinkerhoff discloses one or more communication data structures (para. 53, According to a specific embodiment, when a given line card is electrically coupled to

Art Unit: 2619

the system 60 of FIG. 7, the respective **line rates** of the ports residing on that line card may be stored in line card memory 72. This **data** may then be **accessed by a processor such as 62A or 62B**, which uses the port line rate information to calculate a **respective cell interval value** for each port. The cell interval values may then be stored locally in memory such as, for example, in CPU memory 61 or in system memory 65. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7)),

Brinkerhoff discloses that the first multi-threaded processor engine is configured to operate as a co-processor for the second multi-threaded processor engine (para. 97, Brinkerhoff discloses that line cards 70 performs functions such as encryption and other functions (claimed co-processor)).

Brinkerhoff further discloses wherein at least one of the one or more communication data structures is usable by the first and second multi-threaded processor engines to control the rate at which the processed data is provided to the first multi-threaded processor engine by the second multi-threaded engine (para. 104, a scheduler 806, which may be configured to shape the output from system 800 by controlling the rate at which data leaves an output port; para. 126, Scheduler 806 uses information from processor 816 which provides specific scheduling instructions

Art Unit: 2619

and other information to be used by the scheduler for generating one or more output data streams; para. 127, Scheduler 806 may also be configured to synchronize output data from switching logic 810 to the various output ports, for example, to prevent overbooking of output ports).

Brinkerhoff further discloses that the respective line rates of the ports residing on that line card may be stored in line card memory 72. This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The **cell interval values** may then be stored locally in memory such as, for example, in CPU **memory 61 or in system memory 65**. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port and transmitted over line 309).

Brinkerhoff discloses a Table 650 of fig. 6A containing cell interval value which represents how often a data packet from a particular flow is to be transmitted over line 309 (para. 50). Brinkerhoff further discloses that cell interval values may be stored in CPU memory 61 of second multi-threaded processor engine 62A or in system memory

Art Unit: 2619

65 (para. 53). Brinkerhoff still further discloses **retrieving** cell interval values N<sub>I</sub> (claimed polling) and parameter T, which may be represented as an integer which keeps track of the total number of ATM cells which have been transmitted over line 309 since the start of the Preemptive Bandwidth Procedure (para. 59) and **comparing** the values of N1, N2, and N3 with value T in order to determine whether each of these values exceeds the value of T.

Note that regarding claim 44, the co-processor 74 performs hardware accelerator task such as data parcel switching, media control and management, framing, interworking, protocol conversion, data parsing, etc. (para. 91).

Regarding claim 28,

Brinkerhoff discloses that interfaces 68 may be implemented as interface cards, also referred to as line cards (para. 91). Note that line card 70 has processor 74.

Regarding claim 29,

Brinkerhoff discloses a physical layer (claimed external media device)(para. 129).

Regarding claim 34,

Brinkerhoff shows in fig. 7, a line card 70 to couple to one or more data

Links (see para. 118, ATM), the line card comprising a network processor 60 that

comprises: a first multi-threaded processor engine 74, a second multi-threaded

processor engine 62A that includes multiple processors 63, coupled to the first multi-

threaded processor engine by an interface 68, configured to process data received over the one or more data links via a network device (para. 129, *physical layer*) or the first multi-threaded processor engine when such processor is configured for use as a physical layer device to receive and transmit serial data (para. 118, *serial port*) over at least one of the one or more data links, and to provide the processed data to the first multi-threaded processor engine for transmission if the data that was processed was received from the first multi-threaded processor engine (see figs. 2 and 7 and paras. 89-91).

Brinkerhoff discloses one or more communication data structures usable by the first and second multi-threaded processor engines to control interaction therebetween (para. 53, According to a specific embodiment, when a given line card is electrically coupled to the system 60 of FIG. 7, the respective line rates of the ports residing on that line card may be stored in line card memory 72.

This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The cell interval values may then be stored locally in memory such as, for example, in CPU memory 61 or in system memory 65. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may

reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port ),

Brinkerhoff further discloses wherein at least one of the one or more communication data structures is usable by the first and second multi-threaded processor engines to control the rate at which the processed data is provided to the first multi-threaded processor engine by the second multi-threaded engine (para. 104, a scheduler 806, which may be configured to shape the output from system 800 by controlling the rate at which data leaves an output port; para. 126, Scheduler 806 uses information from processor 816 which provides specific scheduling instructions and other information to be used by the scheduler for generating one or more output data streams; para. 127, Scheduler 806 may also be configured to synchronize output data from switching logic 810 to the various output ports, for example, to prevent overbooking of output ports).

Brinkerhoff discloses that the respective line rates of the ports residing on that line card may be stored in line card memory 72. This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The **cell interval values** may then be stored locally in memory such as, for example, in CPU **memory 61 or in system memory 65**. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell

interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port and transmitted over line 309).

Brinkerhoff discloses a Table 650 of fig. 6A containing cell interval value which represents how often a data packet from a particular flow is to be transmitted over line 309 (para. 50). Brinkerhoff further discloses that cell interval values may be stored in CPU memory 61 of second multi-threaded processor engine 62A or in system memory 65 (para. 53). Brinkerhoff still further discloses **retrieving** cell interval values N<sub>I</sub> (claimed polling) and parameter T, which may be represented as an integer which keeps track of the total number of ATM cells which have been transmitted over line 309 since the start of the Preemptive Bandwidth Procedure (para. 59) and **comparing** the values of N1, N2, and N3 with value T in order to determine whether each of these values exceeds the value of T.

Regarding claims 35, 39, and 43,

Brinkerhoff discloses a scheduler 806 that controls the rate at which data leaves an output port (para. 104).

Art Unit: 2619

Regarding claims 38 and 42,

Brinkerhoff shows in fig. 7 a first multi-threaded processor engine 74 configured for connection to a serial link HSSI (para. 91, line 11)

Brinkerhoff further shows in fig. 7, second multi-threaded processor engine 62A that includes multiple processors 63, coupled to the first multi-threaded processor engine by an interface 68, to process data received by the first multi-threaded processor over the serial link and to provide the processed data to the first multi-threaded processor engine for transmission over the serial link (para.89-91).

Brinkerhoff discloses one or more communication data structures usable by the first and second multi-threaded processor engines to control interaction therebetween (para. 53, According to a specific embodiment, when a given line card is electrically coupled to the system 60 of FIG. 7, the respective line rates of the ports residing on that line card may be stored in line card memory 72.

This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The cell interval values may then be stored locally in memory such as, for example, in CPU memory 61 or in system memory 65. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may

Art Unit: 2619

reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port ),

Brinkerhoff further discloses wherein at least one of the one or more communication data structures is usable by the first and second multi-threaded processor engines to control the rate at which the processed data is provided to the first multi-threaded processor engine by the second multi-threaded engine (para. 104, a scheduler 806, which may be configured to shape the output from system 800 by controlling the rate at which data leaves an output port; para. 126, Scheduler 806 uses information from processor 816 which provides specific scheduling instructions and other information to be used by the scheduler for generating one or more output data streams; para. 127, Scheduler 806 may also be configured to synchronize output data from switching logic 810 to the various output ports, for example, to prevent overbooking of output ports).

Brinkerhoff discloses one or more communication data structures usable by the first and second multi-threaded processor engines to control interaction therebetween (para. 53, According to a specific embodiment, when a given line card is electrically coupled to the system 60 of FIG. 7, the respective line rates of the ports residing on that line card may be stored in line card memory 72. This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value

Art Unit: 2619

for each port. The cell interval values may then be stored locally in memory such as, for example, in CPU memory 61 or in system memory 65. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port),

Brinkerhoff further discloses wherein at least one of the one or more communication data structures is usable by the first and second multi-threaded processor engines to control the rate at which the processed data is provided to the first multi-threaded processor engine by the second multi-threaded engine (para. 104, a scheduler 806, which may be configured to shape the output from system 800 by controlling the rate at which data leaves an output port; para. 126, Scheduler 806 uses information from processor 816 which provides specific scheduling instructions and other information to be used by the scheduler for generating one or more output data streams; para. 127, Scheduler 806 may also be configured to synchronize output data from switching logic 810 to the various output ports, for example, to prevent overbooking of output ports).

Brinkerhoff discloses that the respective line rates of the ports residing on that line card may be stored in line card memory 72. This data may then be accessed by a processor such as 62A or 62B, which uses the port line rate information to calculate a respective cell interval value for each port. The **cell interval values** may then be stored locally in memory such as, for example, in CPU **memory 61 or in system memory 65**. Since data from each client flow is associated with a respective port, the cell interval value associated with a particular client flow may be equal to the cell interval rate for the associated port, adjusted by any QoS parameter(s) associated with that client flow (if desired). Once the cell interval value for a specific client flow has been determined, that value may be stored in Table 650, which may reside, for example, in processor memory or system memory (FIG. 7))(also see paras. 50-52 and 54 and table 650 of fig. 6A for a full description of cell interval values and how they are dynamically calculated so that a client flow may be equal to the cell interval rate for the associated port and transmitted over line 309).

Brinkerhoff discloses a Table 650 of fig. 6A containing cell interval value which represents how often a data packet from a particular flow is to be transmitted over line 309 (para. 50). Brinkerhoff further discloses that cell interval values may be stored in CPU memory 61 of second multi-threaded processor engine 62A or in system memory 65 (para. 53). Brinkerhoff still further discloses **retrieving** cell interval values N<sub>1</sub> (claimed polling) and parameter T, which may be represented as an integer which keeps track of the total number of ATM cells which have been transmitted over line 309 since the start of the Preemptive Bandwidth Procedure (para. 59) and **comparing** the

values of N1, N2, and N3 with value T in order to determine whether each of these values exceeds the value of T.

Regarding claim 45,

Brinkerhoff discloses one connection may include a CPU interface that allows configuration data to be sent from CPU 62B to configuration registers on selected line cards 70 (para. 98). Brinkerhoff further discloses memory arbiter configured to handle the timing and execution of data access operations requested by various system components (para. 127).

#### Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 33 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brinkerhoff in view of U.S. Patent No. 6,356,951 ("Gentry").

Brinkerhoff does not disclose hashing function performed by the first multiprocessing processor.

Gentry discloses using a hash operation on the packet's flow key that was generated by header parser 106 (col. 49, lines 4-23).

It would have been *prima facie* obvious to one of ordinary skill in the art at the time of the invention was made to modify the connection shaping control method of Brinkerhoff to use a hash function on the packet's flow key generated from the header as taught by Gentry. One skilled in the art would have been motivated to make the combination to generate a value that is smaller in magnitude (Gentry, col. 49, lines 10-12).

### Allowable Subject Matter

4. It is regrettable that the previously indicated allowable subject matter of claim 17 has been withdrawn upon further inspection of the Brinkerhoff reference.

# Response to Arguments

- 5. Applicant's arguments filed 8/2/2007 have been fully considered but they are not persuasive. Note that the Applicant's arguments regarding certain claim limitations are addressed in the corresponding rejections above. The following is a response to an argument that the Examiner would like to particularly address.
  - The Applicant argues on page 20 of the Remarks that the Brinkerhoff controls data flow by the scheduler 804 alone (i.e., without interaction from one of the processors).
  - The Examiner respectfully disagrees. Brinkerhoff discloses that the switching logic 810 operates in conjunction with a scheduler 806, which uses information from processor 816 which provides specific scheduling

instructions and other information to be used by the scheduler for generating one or more output data streams (para. 126).

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony Sol whose telephone number is (571) 272-5949. The examiner can normally be reached on M-F 7:30am - 4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wing Chan can be reached on (571) 272-7493. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

WING CHAN SUPERVISORY PATENT EXAMINER

**AMS** 

10/9/2007